Skip to main content
Electrical Engineering
toolic's user avatar
toolic's user avatar
toolic's user avatar
toolic
  • Member for 10 years, 3 months
  • Last seen this week
Profile Activity
Stats
10,676
reputation
348k
reached
400
answers
0
questions
Communities
View all
About

Testbench 101

Perl Basic debugging checklist

Badges
View all badges
11
gold badges
31
silver badges
35
bronze badges
Top tags
View all tags
495
Score
298
Posts
74
Posts %
299
Score
181
Posts
45
Posts %
247
Score
162
Posts
40
Posts %
181
Score
124
Posts
31
Posts %
81
Score
48
Posts
12
Posts %
59
Score
30
Posts
8
Posts %
Top posts
View all questions and answers
15
In FPGAs, is it safe to execute non-blocking assignments like `b <= a; a <= 0;` in the same clock cycle?
Nov 12, 2021
13
What is the meaning of "e" in this timing diagram?
Nov 29, 2023
13
Lint tool is throwing an error about bit width when adding two 10-bit unsigned numbers and assigning to a 11-bit net
May 5, 2023
9
What is meant by four-state address input?
Apr 24, 2023
8
Why is my Karatsuba multiplier not giving right answers for large numbers?
Jul 14, 2023
8
What's the point of memory compilers like OpenRAM or Synopsys Memory Compiler?
Nov 28, 2023
7
Why are stm32 addresses larger than flash size?
Oct 28, 2023
7
Vivado constraints wizard suggests a lot of nonsense generated clocks
Oct 11, 2022
6
Warning about unused input pin with Verilog 2D array declaration
Jun 5, 2023
6
Is the Gray code unique?
Nov 22, 2023
Top Meta posts
6
6
8
Editing questions/answers
7
Add syntax highlighting for the matlab tag
7
Can I ask about societal topics related to EE?
6
Would a Moderator delete the misspelled [verliog] tag?
5
Suggest posting a follow-up question on Code Review site
Top network posts
View all network posts
66
How can I tell if a Perl module is core or part of the standard install?
60
How can I output a die() message without the location information?
54
When to reject job offer when I have another offer in hand?
49
What do curly braces mean in Verilog?
45
What is the difference between == and === in Verilog?